

Design of Low Power Double Edge Triggered Comparator for Successive Approximation Register (SAR) ADC

Tino mol J M¹, R. Sowmya²

P.G Student, Department of ECE, Info Institute of Engineering, Coimbatore, India ^{1,2}

Abstract: High speed analog to digital converters (ADC), sense amplifiers, RFID applications, data receivers with low power and area efficient designs has appealed a wide variety of dynamic comparators. This paper presents design of low power double edge triggered comparator for successive approximation register (SAR) ADC. In this paper a low power double edge triggered comparator is designed for an area efficient and double edge triggered operation for a small delay. The proposed comparator structure consists of a separate cross coupled and input stage for enabling a fast operation over a wide range of common mode and supply voltages. The proposed method has been designed and simulated by using 130nm CMOS technology. The results indicate that in the proposed double edge triggered comparator, area and power consumption are significantly reduced and achieves the high speed of operation.

Keywords: comparator, ADC's, double edge triggered, SAR.

I. INTRODUCTION

The fundamental function of a CMOS comparator is to determine whether a signal is greater or smaller than zero. It can also be used to produce a binary signal by comparing the input signal and reference signal. A double-tail sense amplifier [11] which uses one tail for the input stage and another tail for the latching stage. These types of amplifiers can operate at minimal supply voltages as less stacking is needed in this topology. Compared to other works [4, 7, and 9] the average power consumption is high. The clocked comparator [9] comprises of the regenerative and amplification stages, implemented using 10 MOS transistors. The area and delay is reduced compared to the sense amplifier [11]. A reconfigurable low-noise dynamic comparator [4] reduces the input referred noise almost by half. This result in a better output driving capability. The control of the noise, offset and power consumption can be carried out by a simply reconfigured clock delay [7, 9]. The comparator uses multiple clock delays along with the first and second stages to attain reconfigurable capability. The area and the power consumption of such a comparator were high when compared to all related works [9, 10, and 11]. The delay is significantly reduced compared to [11, 2]. Single stage comparator [5], achieved the fastest comparison speed with lowest power dissipation compared to the conventional dynamic comparators. Static power of the transistors got reduced. The area also got reduced compared to [12], [13].

Comparators play a key role in modern mixed signal systems. For high speed applications such as data links, on-chip high frequency signal testing, analog-to-digital converters and sense amplifiers, two important features viz., speed and resolution are required. Between power supply and ground the regenerative stage can be designed

to start its operation, if priority is given to speed of the comparator. An example is a pre-amplifier based clocked comparator [2]. However in the mentioned case the static power consumption remains relatively higher. If power reduction is given priority, the number of transistors increases thereby reducing the delay as in a double tail latched comparator [1]. This paper presents a detailed analysis on the power consumption, area and delay for various architectures of conventional dynamic comparators. Furthermore a new dynamic comparator which does not require too many transistors stacking or voltage boost based on the double edge triggered structure is proposed. It is found that mere removal of a few minimum-size transistors from the conventional dynamic comparator profoundly reduces power consumption and area. This modification also resulted in reducing considerable amount of delay while compared to the conventional comparators. The proposed work deals with increasing the speed of conversion for an 8-bit SAR ADC. In the paper the sections are categorized as follows: Section II describes the working of proposed double edge triggered comparator and proposed comparator performance, Section III discusses the overall architecture of low power, high speed SAR ADC and discusses the simulation results of SAR ADC and comparison with other proposed architectures while Section IV concludes the paper.

II. PROPOSED DOUBLE EDGE TRIGGERED COMPARATOR

The double edge triggered architecture implies a better performance in applications which require a low voltage. Hence in our work too, such architecture was used to design the comparator. The major goal of the proposed

comparator is to increase $\Delta V_{fn}/f_p$ there by reducing the area. It is a single stage comparator. The proposed comparator is shown in figure 1. Number of transistors and power dissipation is reduced by the use of a single stage operation. Initially the design of the cross coupled inverter pair is carried out in a separate manner. The CMOS inverter transistor sizing rule states that the PMOS size should always be equal to three times the size of NMOS. This condition is strictly followed. Next the optimization of these transistor sizes is carried out. This is done in order to keep the DC biasing at a level which is somewhat higher than the supply voltage midpoint. It should be noted that the transistor widths were kept around 180 nm to enhance speed in this digital design. The transistor sizes were adjusted such that the circuit remains self-biased. The values are compared by using the cross coupled inverters NMOS 1&2, PMOS1&2 transistors. The cross coupled inverter is also used to store the values. Switching NMOS transistors NMOS3& NMOS4 is connected to the differential output nodes of the comparator. The proposed comparator operates in the following way. One comparison cycle of the comparator consists of the reset and regeneration phase. During the reset phase, the gates of the transistors NMOS3 and NMOS4 receive zero as the input. In the regeneration phase, the gates of the transistors NMOS3 and NMOS4 receive VCC as the input.




Fig 1: Schematic of Proposed Double Edge Triggered Comparator

A. Reset Phase

The duration between the states of high clock to low clock refers to the reset phase. In the reset phase NMOS3 and NMOS4 turns on thereby connecting the pre-amplifier output to the inverter node differential ports. These inverters are in turn used to generate the output.

B. Regeneration Phase

The starting of the regeneration phase is indicated by the transition of the clock from low to high. In the regeneration phase NMOS3 and NMOS4 turns off. At the

same time, depending on the charge imbalance generated due to the input signal difference, the inverter pair moves either the outn or outp node to VCC or GND.

Figure 2 shows the simulation results of the proposed comparator. The design of the circuit was done using 180nm technology and simulated by W-Edit. From the simulation result, the power consumption is reduced when compared to other related works. The area of the comparator also got reduced. From figureB6 we can see that, the comparator starts to work when the clock is high and gives the output at falling edge. The comparison of the comparator waveforms can be explained as follows. If the comparator input is higher than the reference voltage, V_{ref} , then the output will be a logical "1" function. On the other hand when the comparator input is lower than the reference voltage V_{ref} then the output will be a logical "0" function. The waveforms are shown in figure 2. They are the efficient mandatory functions, which are generated by the comparator.




Fig 2: Simulation Result of Proposed Comparator

III. LOW POWER SAR ADC

Figure 3 shows the circuit diagram of the complete low power 8-bit SAR ADC design using proposed comparator to trigger and complete the process of conversion in a faster mode.

The comprehensive working can be summarized as the comparator outputs being connected to a NOR circuitry which will be used as a ready pulse (clock) to be used by the SAR. By this approach we avoid an external clock required by the SAR. As a preset condition the SAR register is set to a mid-value range based on the resolution (N =Number of bits) of the ADC.

The SAR logic will now trigger and shift to the correct logic levels based on the clock signal provided by the NOR circuitry. The operation of the comparator is as follows; when the comparator output =0, the shift registers will reset. When the output=1, the shift register output will be 10000000. depending on the comparator output the conversion will takes place.




Fig 3: Architecture of the complete low power 8-bit SAR ADC

A. Simulation Result

Figure 4 presents the simulation result of 8-bit SAR ADC with proposed double edge triggered comparator. As shown in the Figure 4, the proposed design achieves a faster level of conversion process in comparison with other works. After 8 ready signals generated by the comparator output, all the individual bits in the SAR register attain the correct logic levels. The design of the circuit was done using 180nm technology and simulated by W-Edit. From the simulation result, the power consumption is reduced when compared to other related works. The area of the comparator also got reduced.




Fig 4: Simulation Result of 8-Bit SAR ADC with Proposed Double Edge Triggered Comparator

B. Comparison with Other Works

Parameters	Dual-Tail sense amplifier	Clocked Comparator	Reconfigurable Low-Noise Dynamic Comparator	Single stage comparator	Proposed comparator
Average power consumption	0.746 μ w	0.646 μ w	0.59 μ w	0.1903 μ w	0.106 μ w
Static power	2.23 μ w	1.9447 μ w	1.9335 μ w	1.0903 μ w	1.82 μ w
Power delay product(PDP)	66.9nws	77.6nws	7.72nws	3.27nws	7.28nws
Number of transistors	12	12	17	13	10
Static current	1.238 μ A	1.08 μ A	1.07 μ A	0.605 μ A	1.011 μ A

Table 1: Performance Comparison of Comparators

Table 1 shows the performance comparison of the comparators. From that, the proposed double edge triggered comparator reduces the average power consumption and increases its speed. Table 2 shows the performance comparison of the SAR ADC with different comparators.

Parameters	Dual-Tail sense amplifier	Clocked Comparator	Reconfigurable Low-Noise Dynamic Comparator	Single stage comparator	Proposed comparator
Average power consumption	0.72 μ w	0.52 μ w	0.44 μ w	0.34 μ w	0.28 μ w
Static power	3.87 μ w	1.29 μ w	1.78 μ w	1.31 μ w	1.34 μ w
Power delay product(PDP)	38.7nws	53.1nws	48.3nws	31.4nws	4.8nws
Static current	2.15 μ A	0.738 μ A	0.765 μ A	0.681 μ A	0.744 μ A

Table2: Performance Comparison of SAR ADC with Comparator

IV. CONCLUSION

A low power, small area and high speed double edge triggered comparator has been proposed. The comparator does not require boosted voltage or stacking of too many transistors. Measured result show that average power consumption is 0.106 μ w which is better than what is obtained with the comparing architectures. This results in improved process of comparison and it also accelerated conversion process of the ADC. The delay of the comparator is higher than [5] but not more than [11, 9, and 4]. considering the overall performance of the comparator it is more efficient than the others. The simulation results confirm the entire 8-bit conversion process to be completed in 75ns with a total power dissipation of 47.18 μ W.

REFERENCES

- [1]. Bernhard Goll and Horst Zimmermann, "A Clocked, Regenerative Comparator in 0.12 μ m CMOS with Tunable Sensitivity," in IEEE ESSCIRC, pp.408-411, Sep. 2007
- [2]. B. Casper, F. O'Mahony, "Clocking analysis, implementation and measurement techniques for high-speed data links: A tutorial," IEEE Trans. Circuits Syst. I, vol. 56, no. 1, pp. 17-39, Jan. 2009.
- [3]. B.Goll,et.al., "A 0.12m CMOS comparator requiring 0.5V at 600MHz and 1.5V at 6GHz , " in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, San Francisco, CA, Feb. 11-15, 2007, pp. 316-317.
- [4]. Chan, C.-H., et al.: 'A reconfigurable low-noise dynamic comparator with offset calibration in 90 nm CMOS'. IEEE A-SSCC, Jeju, Korea, November 2011, pp. 233–236
- [5]. Guangjun Li, JunfengGao and Qiang Li 'High-speed low-power common-mode insensitive dynamic comparator'
- [6]. G. Van der Plas, S. Decoutere, and S. Donnay,"A0.19pJ/Conversion-step 2.5mW 1.25GS/s 4b ADC in a 90nm Digital CMOS Process," in IEEE ISSCC Dig. Tech. Papers, pp. 556-567, Sep.2008.
- [7]. Masaya Miyahara, Yusuke Asada, Daehwa Paik and Akira Matsuzawa, "A Low-Noise Self-Calibrating Dynamic Comparator for High-Speed ADCs," in IEEE A-SSCC, pp. 269-272, Nov. 2008.
- [8]. M. Jeeradit, et. al., "Characterizing sampling aperture of clocked comparator," in Dig.Tech. Papers 2008 Symp.VLSI Circuits, Honolulu Hawaii, June 18-20, 2008, pp. 68– 69.
- [9]. Mohamed Abbas, Yasuo Furukawa, Satoshi Komatsu, Takahiro J. Yamaguchi, and Kunihiro Asada, "Clocked Comparator for High-Speed Applications in 65nm Technology" in IEEE A-SSCC, pp. 1-4, Nov. 2010
- [10]. PierluigiNuzzo, Fernando De Bernardinis, PierangeloTerreni, and Geert Van der Plas, "Noise Analysis of Regenerative Comparators for Reconfigurable ADC Architectures," IEEE Trans. Circuits Syst.I, vol. 55, no. 6, pp. 1441-1454, July. 2008.
- [11]. Schinkel, D., et al.: 'A double-tail latch-type voltage sense amplifier with 18 ps setup + hold time'. IEEE ISSCC Dig. Tech. Pap., San Francisco, CA, USA, February 2007, pp. 314-315
- [12]. W T. Beyeneet. al. , "Advanced modeling and accurate characterization of a 16 Gb/s memory interface," IEEE Trans. Adv. Packag., vol. 32, pp. 306-326, May 2009.